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ABSTRACT
An optoelectronic switching network with 2-D optical fiber bundle arrays I/O access device is presented in this paper. A
optoelectronic recirculating Banyan network based on CMOS/SEED smart pixel device is used in this configuration. 32X2
single-mode fiber bundle array and 32 X 2 mutli-mode fiber bundle array are fabricated respectively based on the features
ofhigh density, high precision and array permutation ofthe CMOS/SEED optoelectronic integrated devices. The measuring
results show that the center to center spacing between adjacent optical fibers in the same layer ofthe fiber array is 125um,
and the spacing between adjacent layers is 500um. Displacing tolerance ofthe fiber bundle arrays is less than 2um and the
angular tilt error is less than 0.02 degree.
Keywords: Optical switching, 2-D fiber bundle array, CMOS-SEED smart pixel arrays, Optoelectronic integration
1. INTRODUCTION
In recent years, due to continuous progress in optoelectronic devices and VLSI technollogies, hybrid integrated
CMOS/SEED (silicon complementary metal oxide sem iconductor/self-electro-optic-effect-device) is regarded as one of the
extremely attractive optoelectronic device for parallel optical data links through fiber bundle arrayt3 Due to the demands
for increasing bandwidth, large amounts of input data are sent into the optoelectronic switching network and are incidented
into the windows of SEED array. As the permutation ofthe windows of SEED array is regular,4 2-D (two-dimension) fiber
bundle array device with high precision is needed as I/O access device. In this paper, we propose a novel architecture of
optoelectronic circulating Banyan interconnection network switching model based on CMOS/SEED smart pixel switching
node array. To ensure that the spot array from the input signal data is imaged upon the array of windows of optoelectronic
CMOS/SEED switching node array, a kind of novel architecture of 2-D optical fiber bundle array I/O access device is
designed. High precision positing glass box and optical monitor system are used in this method. 32X2 single-mode fiber
bundle array and 32 X 2 mutli-mode fiber bundle array are fabricated respectively based on the features of high density,
high precision and array permutation of the CMOS/SEED optoelectronic integrated devices. The measuring results show
that the center to center spacing between adjacent optical fibers in the same layer of the fiber bundle array is 125 urn, and
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the spacing between adjacent layers is 500um. Displacing tolerance of the fiber bundle arrays is less than 2um and the
angular tilt error is less than 0.02 degree. The fabricated 2-D optical fiber bundle array I/O access device can meet the
demands ofthe free-space photonic switching network for high precision in our experiment model.
2. MATRIX DESCRIPTION OF THE BANYAN NETWORK
Free-space optical Banyan network is one of the well-studied multistage regular interconnection networks.5'6 Schematic
diagrams of the Banyan network for NX N 8 X 8 (where N is the number of input/output channels) are shown in Fig. 1.
Three interconnection stages are needed to construct 8 X 8 Banyan network. In each stage of the Banyan network, there are
a number of switching nodes. Each of them has two possible fan-in and two possible fan-out lines, one corresponds to
straight connection while the other to Banyan exchange connection. We define the address of the i-th node in layer j as K!,
where i = 0, 1, 2, ..., N-i. At the input ofthe network,j 0 whilej — 1, 2, and 3, respectively, in the subsequent layers. The
output of the i-th node in layer j is either in straight connection or Banyan exchange connection, which are denoted as K,)
and K, (i = O 1 , 2 N -1), respectively. The output channel K,) or K1) of the current stage becomes the input channel
ofthe next stage. The interconnection ofthe Banyan network can be described as follows.
In the first interconnection stage,
K1'=K1° (i=O, 1,2, ...,N—1), (1)
IKON,2 (i<N/2)
KIB'= ' ' (2)
(KIN/2 (N/2i<N)
In the second interconnection stage,
K,2=K,' (1=0, 1,2 N—l), (3)
K2= JKN/4 (i<N/4, N/2i<3N/4) 4
lK-N,4 (N/4i<N/2,
In the final interconnection stage,
K13=K12 (1=0,1,2, ...,N—l), (5)
K,B3= 1KN/8 (for even j) (6)
KIN/8 (for odd i)
A matrix theory can be used to make the mathematical analysis of free-space regular optical Banyan interconnection
network. The permutation of the input and output channels in each stage can be denoted by a column vector K:
K' = (kI, k/, k/, k31, kJ, kJ, kI, k/)7 (j = 0, 1, 2, 3) (7)
where k,' ( i = 0, 1, 2, 3, 4, 5, 6, 7 ) is the order number of the j-th stage. We can describe the operations in every stage ofthe
network with the transform matrix M of size 8 x 8.
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(j=1,2,3) (8)
For the Banyan interconnection network, the representations ofmatrix Al are as follows.
In the first stage,
n01(s) 0 0 0 n01(c) 0 0 0
0 n11(s)0 0 0 n11(c) 0 0
0 0 n21(s) 0 0 n21(c) 0
M' — 0 0 0 n31(s) 0 0 0 n31(c) (9)
n41(c) 0 0 0 n41(s) 0 0 0
0 n51(c) 0 0 0 n51(s) 0 0
0 0 n61(c) 0 0 0 n61(s) 0
0 0 0 n71(c) 0 0 0 n71(s)
In the second stage,
n02(s) 0 n02(c) 0 0 0 0 0
0 n12(s) 0 n12(c) 0 0 0 0
n22(c) 0 n22(s) 0 0 0 0 0
M2 = 0 n32(c) 0 n32(s) 0 0 0 0 (10)
0 0 0 0 n42(s) 0 n42(c) 0
0 0 0 0 0 n52(s) 0 n52(c)
0 0 0 0 n62(c) 0 n62(s) 0
0 0 0 0 0 n72(c) 0 n72(s)
In the third stage,
n03(s) n03(c) 0 0 0 0 0 0
n13(c)n13(s) 0 0 0 0 0 0
0 0 n23(s) n23(c) 0 0 0 0
M3 = 0 0 n33(c) n33(s) 0 0 0 0 (11)
0 0 0 0 n43(s) n43(c) 0 0
0 0 0 0 n53(c) n53(s) 0 0
0 0 0 0 0 0 n63(s) n63(c)
0 0 0 0 0 0 n73(c) n73(s)
where n1(c) and n(s) denote the state of the i-th switching node in the j-th stage. They must satisfy the following
conditions.
n(c) = I, and ne(s) =0 for Banyan exchange connection,
n(c) 0, and ne(s) = I for straight connection
As a result, the input-output relationship of the crossover interconnection network and the Banyan interconnection network
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for N 8 is given by
K3=M3M2M'K° (12)
From the formula shown above, we can see that the matrix theory for the multistage banyan interconnect network provides
a convenient way to understand the features ofthe banyan interconnect network.
3. OPTOELECTRONICRECIRCULATING BANYAN SWITCHING NETWORK
In order to implement optoelectronic recirculating banyan switching network, an optoelectronic switching network
model has been constructed which is shown in Fig. 2. It consist of three main parts: one is the free-space optical
interconnect network path; Second is the optoelectronic hybrid CMOS/SEED smart pixel array device; Third is 2-D
optical fiber bundle array I/O access device. The free-space optical interconnect path is composed ofthe polarization
beamsplitter (PBS), the beamsplitter (BS), the quarter waveplate (QWP), the imaging lenses (L), the binary phase
grating (BPG), the reflector (R), and the pumped quantum well semiconductor laser diode (PLD). A flip-chip
assembled CMOS/SEED smart pixel array is used as the switching nodes. The SEED array is composed of a number
of detectors (receivers) and modulators (transmitters) while the CMOS chip makes efficient logical processing. Input
signal light beams are sent into the end of 2-D input fiber bundle array, then travels through high-bandwidth free-
space Banyan interconnection network that is implemented by an optical imaging system to form 2-D spot array on
the windows of the receivers of the SEED array interface of OE-VLSI chip. Light beam from a semiconductor laser
diode is first split into 2-D spot array by a binary phase grating (BPG) splitter which provides the necessary pumped
light source for the modulators of the SEED array. After switched by the CMOS/SEED node array, the output signal
beams will be sent into the end of 2-D output fiber bundle array to implement the photonic switching. In order to
implement the banyan switching network in a recirculating method, a switching logic circuit of the CMOS/SEED
smart pixel node array has been designed which is shown in Fig. 3. For a 8x8 channels banyan network, only the I :4
selector has been used for three stage banyan interconnect network. The input optical signals pass through the free-
space optical interconnect network and incident onto the windows ofthe receiver array on SEED array chip. The input
optical signals are first converted to electrical signals through the OLE conversion function of the receivers of SEED pixel
array, the converted signals are then fed into the 1 :4 selectors of the CMOS logic circuit in a special arrangement. The 1:4
selector has four input ports and one output port, so it can choose one of the four input signals as the output one in a time.
The input signals to the I :4 selector of output channel 0' come from one of the input channels 0, 1
, 2, & 4 in all three
interconnect stages; while those to the I :4 selector of output channel 1 'are from input channels 0, 1 , 3, & 5. Similarly, in
the last channel, the input signals to the 1 :4 selector come from the input channels 3, 5, 6, & 7. The output electrical signals
chosen by the 1 :4 selectors are converted to optical signals again through the E/O conversion function ofthe modulators of
the SEED pixel array. They are sent to the output channels of the stage. In each recirculating stage of the banyan network,
only two of the four input channels are chosen by each I :4 selector to perform straight or banyan exchange connection
according to the requirement of the corresponding interconnection. In the first stage, the output channel 0' selects input
channel 0 when a straight connection is required. Otherwise, input channel 4 is chosen. Similarly, output channel 7' selects
input channel 7 and 3 for straight and exchange connection, respectively. After all the interconnections required in the first
stage of the banyan network have been performed, the output optical signals are fed back to the input channels of the
recirculating setup. Similar operations are carried out in the subsequent stages until the third one. As a result, the whole
multistage banyan interconnection switching network can be realized.
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4. 2—D FIBER BUNDLE ARRAY 110 ACCESS DEVICE
As the winders of the SEED receiver/modulator array are permuted regularly and the spacing between windows of the
SEED pixel array is multiple of 125pm, the spacing between optical fibers in an optical fiber bundle array must be 125tm,
25Om, or 5OOtm. In order to meet the optical switching network based on optoelectronic CMOS/SEED smart pixel array
device, the 2-D optical fiber bundle array I/O access devices are made and are used in our optical switching experimental
model. a novel architecture and assembling technique for two dimensional optical fiber bundle array has been developed.
High precision positional glass box is used for assembling optical fiber bundle array. A set of optical monitoring system is
set up to control the precision in the process of the optical fiber array adjustment. 32x2 single-mode optical fiber bundle
array for input 0/I conversion and 32x2 multi-mode optical fiber bundle array for output I/O conversion are fabricated
respectively, which are shown in Fig.4 (a) and (b). The center to center spacing between adjacent fibers in a layer is 125tm,
and the spacing between two layers is 5OOtm. In order to examine the precision of the 2-D optical fiber bundle array, a
computer-aided CCD image measurement system is used to test the fiber bundle array. The ends of the fiber array are
imaged by a CCD image camera and the picture is shown on the screen of the monitor. The spacing between the optical
fibers can be measured by shifting the scan line on the screen. Each pixel passed by the scan line has a certain size, so the
spacing between optical fibers is confirmed according to the number of the pixels passed from the center of the end of one
fiber to the center of the end of the other fiber by the scan line. The measurement results are shown in Fig. 5 (a) to (c).
The Fig. 5 (a) is the measuring picture for the spacing between two layers of the optical fiber bundle array. The Fig. 5(b) is
the measuring picture for the position error between a pairofrelative fibers in different fiber layers. The fig. 5(c) is for the
spacing between adjacent fibers in a layer. The measurement results show that the displacement errors in a fiber layer and
between two fiber layers are both less than 2tm, and the angular tilt is less than 0.02 degree.
5. CONCLUSIONS
An optoelectronic banyan switching network with a recirculating implementation model has been constructed in this paper.
The 2-D single-mode and multi-mode fiber bundle arrays are fabricated and are used in the banyan switching experimental
model. The measuring results show that the displacement errors in a fiber layer and between two fiber layers are both less
than 2gm, and the angular tilt is less than 0.02 degree. This precision can satisfy the demands of the optoelectronic banyan
switching network model based on the CMOS/SEED smart pixel switching node array in our experimental system.
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Fig. 1. Schematic diagram of the banyan interconnection network.
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Fig. 2. Optoelectronic switching system ofthe banyan recirculating network.
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Fig. 3. Schematic diagram of the logic circuit of the CMOS/SEED smart pixel array for banyan network.
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(a)
Fig. 4. (a) 32 X 2 single-mode optical fiber bundle array, and
(b) 32 X 2 multi-mode optical fiber bundle array.
(h)
Fig. 5. Measuring pictures of the 2-D optical fiber bundle array.
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